Prune Efficiennet and implement it in FPGA

[amitpant7]

Hi,

As a part of my collage project, I need to prune efficiennetV2(S) and then implement it in FPGA. Can anyone help me out and provide me with some overview of how to carry out the project?

I am complete new to field of pruning and implementing the models on FPGA.