@@ -236,8 +236,6 @@ fn cpuid_to_caps_and_set_c_flags(r: CpuidSummary) -> u32 {
236
236
const _SSE_REQUIRED: ( ) = assert ! ( cfg!( target_feature = "sse" ) ) ;
237
237
const _SSE2_REQUIRED: ( ) = assert ! ( cfg!( target_feature = "sse2" ) ) ;
238
238
239
- // TOOD: https://github.com/rust-lang/stdarch/issues/572
240
-
241
239
#[ cfg( all( target_arch = "x86" , not( target_feature = "sse2" ) ) ) ]
242
240
{
243
241
// If somebody is trying to compile for an x86 target without SSE2
@@ -272,20 +270,15 @@ fn cpuid_to_caps_and_set_c_flags(r: CpuidSummary) -> u32 {
272
270
// Intel: "12.7.2 Checking for SSSE3 Support"
273
271
// If/when we support dynamic detection of SSE/SSE2, make this conditional
274
272
// on SSE/SSE2.
273
+ // TODO: Make this conditional on SSE3.
275
274
if check ( leaf1_ecx, 9 ) {
276
275
set ( & mut caps, Shift :: Ssse3 ) ;
277
- }
278
276
279
- // Intel: "12.12.2 Checking for Intel SSE4.1 Support"
280
- // If/when we support dynamic detection of SSE/SSE2, make this conditional
281
- // on SSE/SSE2.
282
- // XXX: We don't check for SSE3 and we're not sure if it is compatible for
283
- // us to do so; does AMD advertise SSE3? TODO: address this.
284
- // XXX: We don't condition this on SSSE3 being available. TODO: address
285
- // this.
286
- #[ cfg( target_arch = "x86_64" ) ]
287
- if check ( leaf1_ecx, 19 ) {
288
- set ( & mut caps, Shift :: Sse41 ) ;
277
+ // Intel: "12.12.2 Checking for Intel SSE4.1 Support"
278
+ #[ cfg( target_arch = "x86_64" ) ]
279
+ if check ( leaf1_ecx, 19 ) {
280
+ set ( & mut caps, Shift :: Sse41 ) ;
281
+ }
289
282
}
290
283
291
284
// AMD: "The extended SSE instructions include [...]."
0 commit comments