{"payload":{"header_redesign_enabled":false,"results":[{"id":"248900615","archived":false,"color":"#b2b7f8","followers":3,"has_funding_file":false,"hl_name":"cisen/32bit_RISC-V","hl_trunc_description":"RV32I指令集的32bit RISC-V处理器","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":248900615,"name":"32bit_RISC-V","owner_id":10345532,"owner_login":"cisen","updated_at":"2020-03-01T09:22:23.296Z","has_issues":false}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":75,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Acisen%252F32bit_RISC-V%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/cisen/32bit_RISC-V/star":{"post":"LRovTEKTcvq_cQ3heeR3yyS6v24-_No5C5MqIob4GhL-UQoJz6PGsKHiv6rgjF9OzVnYHCKY-rPz_Fzzl9WHJw"},"/cisen/32bit_RISC-V/unstar":{"post":"-9K64y9EqKMDr6CKTWz1Fk-NIvhApsZTM3jKxAojibyVvfRwmRzPf0RNlGC3tNLIcAYPHeIy2oCSocWSWrCH7g"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"sKZvpSwjVScyKZSOrE-9MR5yEwATG9jG4J4YMVbaq8ndLR6AfMNB17QEUOf1LpJO06SMD3is7yWQxQIr3vGS-w"}}},"title":"Repository search results"}