We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
from: llvm/llvm-project@2b41277 to: llvm/llvm-project@ab8d995 commit: 2c26d3f
from 2b41277a09820bc47dc533ad37b5213edc2e8d52 to ab8d99530d4e80b619c19681781eac5f545b2c38
ab8d99530d4e80b619c19681781eac5f545b2c38 [mlir][bazel] Fix after llvm/llvm-project#127544 6e532700f86f56b51506cc5a733f4f21fd03ab03 [clang][bazel] Port llvm/llvm-project@d09cce1 6b2e511aedb1b372ecd6eaa89720dc3586f3ae19 [RISCV] Implement isHighLatencyDef() (#127476) 6ba34f9e7374109e2d2119b5de3c196aa928f179 [RISCV] Use policy instead of ForceTailAgnostic for vmsbf/vmsif/vmsof pseudos. (#127535) a5e6ccf546932118cbbab6633f5d599914fd75ec [mlir][bazel] Port llvm/llvm-project@517800e (#127544) d09cce166de9fc4fa243bdb4a2ea22df08110abd [clang][Index] Use HeuristicResolver in libIndex (#125153) 0b719d3d63100c6af66b015f796ab74d3d218107 [clangd] Enable parsing of forwarding functions in the preamble by default (#127359) 663db5c70dfef8961dfb0ef5408db48555de7afc [AMDGPU][NewPM] Port GCNNSAReassign pass to new pass manager (#125034) ef9f0b3c414a5d55e694829514d7b2ff8736d3c3 [DAGCombiner] Don't peek through truncates of shift amounts in takeInexpensiveLog2. (#126957) c5def84ca4a1aa08333a0428bc453ea901139eca AMDGPU: Handle brev and not cases in getConstValDefinedInReg (#127483) 83d7f4b8c38147dbb57a40b385e70908ebbbb554 AMDGPU: Implement getConstValDefinedInReg and use in foldImmediate (NFC) (#127482) af1e2a374e3845454914348793341f4f931e805a [Mips] Support llvm.readcyclecounter intrinsic (#127553) 4dee305ce2c92fbffd51ac1948e5916bccf2c9cb AMDGPU: Fix foldImmediate breaking register class constraints (#127481) fe1ef413ab3634cf9e10bcd68f0633b28d7e2228 AMDGPU: Add more tests for peephole-opt immediate folding (#127480) f71b83b3593588c56fd4ab3e1347ad9c7bec624f [lldb] Add a release note for #127419 d19187f5fe01c89a09c1b2f14849a3f29988d6d5 [AMDGPU] Move into SIProgramInfo and cache getFunctionCodeSize. NFCI. (#127111) 51c91095ab5b1f8f0d65e6fbd551e8b991866b3f Reapply "Make llvm::telemetry::Manager::preDispatch protected. (#127114) (#127431) 09d14149f61d1f723ed39ce5297c572d53eb7c44 [clang][bytecode] Fix return value of array CXXNewExprs (#127526) b5b8a59a530b69f02bfc98b1ab8758e1757ddb8f AMDGPU: Implement getRequiredProperties for SIFoldOperands (#127522) ed38d6702f7695092c9486016e2504f8c6bfef37 PeepholeOpt: Handle subregister compose when looking through reg_sequence (#127051) 8fe290efa634c449937d0576e391555d0ebb6efb [libc] Canonicalize generated fenv.h (#127363)
The text was updated successfully, but these errors were encountered:
No branches or pull requests
from: llvm/llvm-project@2b41277
to: llvm/llvm-project@ab8d995
commit: 2c26d3f
Change Logs
from 2b41277a09820bc47dc533ad37b5213edc2e8d52 to ab8d99530d4e80b619c19681781eac5f545b2c38
ab8d99530d4e80b619c19681781eac5f545b2c38 [mlir][bazel] Fix after llvm/llvm-project#127544
6e532700f86f56b51506cc5a733f4f21fd03ab03 [clang][bazel] Port llvm/llvm-project@d09cce1
6b2e511aedb1b372ecd6eaa89720dc3586f3ae19 [RISCV] Implement isHighLatencyDef() (#127476)
6ba34f9e7374109e2d2119b5de3c196aa928f179 [RISCV] Use policy instead of ForceTailAgnostic for vmsbf/vmsif/vmsof pseudos. (#127535)
a5e6ccf546932118cbbab6633f5d599914fd75ec [mlir][bazel] Port llvm/llvm-project@517800e (#127544)
d09cce166de9fc4fa243bdb4a2ea22df08110abd [clang][Index] Use HeuristicResolver in libIndex (#125153)
0b719d3d63100c6af66b015f796ab74d3d218107 [clangd] Enable parsing of forwarding functions in the preamble by default (#127359)
663db5c70dfef8961dfb0ef5408db48555de7afc [AMDGPU][NewPM] Port GCNNSAReassign pass to new pass manager (#125034)
ef9f0b3c414a5d55e694829514d7b2ff8736d3c3 [DAGCombiner] Don't peek through truncates of shift amounts in takeInexpensiveLog2. (#126957)
c5def84ca4a1aa08333a0428bc453ea901139eca AMDGPU: Handle brev and not cases in getConstValDefinedInReg (#127483)
83d7f4b8c38147dbb57a40b385e70908ebbbb554 AMDGPU: Implement getConstValDefinedInReg and use in foldImmediate (NFC) (#127482)
af1e2a374e3845454914348793341f4f931e805a [Mips] Support llvm.readcyclecounter intrinsic (#127553)
4dee305ce2c92fbffd51ac1948e5916bccf2c9cb AMDGPU: Fix foldImmediate breaking register class constraints (#127481)
fe1ef413ab3634cf9e10bcd68f0633b28d7e2228 AMDGPU: Add more tests for peephole-opt immediate folding (#127480)
f71b83b3593588c56fd4ab3e1347ad9c7bec624f [lldb] Add a release note for #127419
d19187f5fe01c89a09c1b2f14849a3f29988d6d5 [AMDGPU] Move into SIProgramInfo and cache getFunctionCodeSize. NFCI. (#127111)
51c91095ab5b1f8f0d65e6fbd551e8b991866b3f Reapply "Make llvm::telemetry::Manager::preDispatch protected. (#127114) (#127431)
09d14149f61d1f723ed39ce5297c572d53eb7c44 [clang][bytecode] Fix return value of array CXXNewExprs (#127526)
b5b8a59a530b69f02bfc98b1ab8758e1757ddb8f AMDGPU: Implement getRequiredProperties for SIFoldOperands (#127522)
ed38d6702f7695092c9486016e2504f8c6bfef37 PeepholeOpt: Handle subregister compose when looking through reg_sequence (#127051)
8fe290efa634c449937d0576e391555d0ebb6efb [libc] Canonicalize generated fenv.h (#127363)
The text was updated successfully, but these errors were encountered: