Skip to content

Brgemm register tiling for bf16 type #730

Brgemm register tiling for bf16 type

Brgemm register tiling for bf16 type #730

Triggered via pull request February 19, 2025 09:58
Status Success
Total duration 3m 53s
Artifacts

tpp-mlir.yml

on: pull_request
Check_LLVM  /  TPP-MLIR-LLVM-Base
7s
Check_LLVM / TPP-MLIR-LLVM-Base
Check_LLVM  /  TPP-MLIR-LLVM-CUDA
7s
Check_LLVM / TPP-MLIR-LLVM-CUDA
Fit to window
Zoom out
Zoom in