-
Notifications
You must be signed in to change notification settings - Fork 30
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Brgemm register tiling for bf16 type #1005
Conversation
@rengolin Request to review this PR for |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
I think we need to iterate more on the upstream story later, but if this shows some results, then I'm happy to merge this as soon as @adam-smnk and @rolfmorel are happy with it.
@adam-smnk and @rolfmorel, I have updated the PR. So now with the help of maps and iterator type we choose the tile sizes and tile interchange options. Please have a look. |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Looks pretty good. Just a few minor comments.
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Looks good 👍
Thanks for bearing with all the iterations
Thanks @adam-smnk and @rolfmorel , it's a good learning for me through your comments. Never did this perfect shaping during college days. |
This patch extends PR: #1005 to extend register tiling support for `tensor` type. Also, adds new unit test-cases.
This PR extends the
brgemm register tiling
pass to supportbf16
type. The changes:linalg.batch_reduce_matmul
forfp32
andlinal.generic
forvnni
opt bf16,bf16
type.