forked from blackmagic-debug/blackmagic-hardware
-
Notifications
You must be signed in to change notification settings - Fork 0
/
blackmagic.sch
4161 lines (4160 loc) · 79.9 KB
/
blackmagic.sch
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
v 20100214 2
C 51600 50700 1 0 0 EMBEDDED3.3V-plus-1.sym
[
T 51900 50700 8 8 0 0 0 0 1
net=+3.3V:1
T 51675 50950 9 8 1 0 0 0 1
+3.3V
L 51650 50900 51950 50900 3 0 0 0 -1 -1
P 51800 50700 51800 50900 1 0 0
{
T 51850 50750 5 6 0 1 0 0 1
pinnumber=1
T 51850 50750 5 6 0 0 0 0 1
pinseq=1
T 51850 50750 5 6 0 1 0 0 1
pinlabel=1
T 51850 50750 5 6 0 1 0 0 1
pintype=pwr
}
]
C 41900 54200 1 0 0 EMBEDDED5V-plus-1.sym
[
T 42200 54200 8 8 0 0 0 0 1
net=+5V:1
T 41975 54450 9 8 1 0 0 0 1
+5V
L 41950 54400 42250 54400 3 0 0 0 -1 -1
P 42100 54200 42100 54400 1 0 0
{
T 42150 54250 5 6 0 1 0 0 1
pinnumber=1
T 42150 54250 5 6 0 0 0 0 1
pinseq=1
T 42150 54250 5 6 0 1 0 0 1
pinlabel=1
T 42150 54250 5 6 0 1 0 0 1
pintype=pwr
}
]
C 42600 53300 1 0 0 EMBEDDEDUSBLC6-2.sym
[
T 43000 54150 9 8 1 0 0 0 1
USBLC6-2
T 43000 54950 5 10 0 0 0 0 1
description=Very low capacitance ESD protection
T 43000 54550 5 10 0 0 0 0 1
numslots=0
T 43000 54750 5 10 0 0 0 0 1
footprint=SOT666
T 44100 54200 8 10 0 1 0 6 1
refdes=U?
P 44300 53900 44000 53900 1 0 0
{
T 44100 53950 5 8 1 1 0 0 1
pinnumber=6
T 44100 53850 5 8 0 1 0 2 1
pinseq=6
T 43950 53900 5 8 0 1 0 8 1
pintype=io
T 43950 53900 9 8 1 1 0 7 1
pinlabel=IO1
}
P 44300 53700 44000 53700 1 0 0
{
T 44100 53750 5 8 1 1 0 0 1
pinnumber=5
T 44100 53650 5 8 0 1 0 2 1
pinseq=5
T 43950 53700 5 8 0 1 0 8 1
pintype=pwr
T 43950 53700 9 8 1 1 0 7 1
pinlabel=VBUS
}
P 44300 53500 44000 53500 1 0 0
{
T 44100 53550 5 8 1 1 0 0 1
pinnumber=4
T 44100 53450 5 8 0 1 0 2 1
pinseq=4
T 43950 53500 5 8 0 1 0 8 1
pintype=io
T 43950 53500 9 8 1 1 0 7 1
pinlabel=IO2
}
P 43000 53500 42700 53500 1 0 1
{
T 42900 53550 5 8 1 1 0 6 1
pinnumber=3
T 42900 53450 5 8 0 1 0 8 1
pinseq=3
T 43050 53500 5 8 0 1 0 2 1
pintype=io
T 43050 53500 9 8 1 1 0 1 1
pinlabel=IO2
}
P 43000 53700 42700 53700 1 0 1
{
T 42900 53750 5 8 1 1 0 6 1
pinnumber=2
T 42900 53650 5 8 0 1 0 8 1
pinseq=2
T 43050 53700 5 8 0 1 0 2 1
pintype=pwr
T 43050 53700 9 8 1 1 0 1 1
pinlabel=GND
}
P 43000 53900 42700 53900 1 0 1
{
T 42900 53950 5 8 1 1 0 6 1
pinnumber=1
T 42900 53850 5 8 0 1 0 8 1
pinseq=1
T 43050 53900 5 8 0 1 0 2 1
pintype=io
T 43050 53900 9 8 1 1 0 1 1
pinlabel=IO1
}
T 43000 54350 5 10 0 0 0 0 1
device=USBLC6-2
B 43000 53300 1000 800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 43000 54350 5 10 0 0 0 0 1
device=USBLC6-2
T 44000 54200 5 10 1 1 0 6 1
refdes=U2
T 43000 54750 5 10 0 0 0 0 1
footprint=SOT666
T 42600 53300 5 10 0 0 0 0 1
value=USBLC6-2
}
N 40300 54000 40100 54000 4
N 40100 54000 40100 53000 4
C 40000 52700 1 0 0 EMBEDDEDgnd-1.sym
[
T 40300 52750 8 10 0 0 0 0 1
net=GND:1
L 40080 52710 40120 52710 3 0 0 0 -1 -1
L 40055 52750 40145 52750 3 0 0 0 -1 -1
L 40000 52800 40200 52800 3 0 0 0 -1 -1
P 40100 52800 40100 53000 1 0 1
{
T 40158 52861 5 4 0 1 0 0 1
pinnumber=1
T 40158 52861 5 4 0 0 0 0 1
pinseq=1
T 40158 52861 5 4 0 1 0 0 1
pinlabel=1
T 40158 52861 5 4 0 1 0 0 1
pintype=pwr
}
]
N 40300 53800 40100 53800 4
N 40300 53400 40100 53400 4
N 40300 53200 40100 53200 4
C 42000 52700 1 0 0 EMBEDDEDgnd-1.sym
[
T 42300 52750 8 10 0 0 0 0 1
net=GND:1
L 42080 52710 42120 52710 3 0 0 0 -1 -1
L 42055 52750 42145 52750 3 0 0 0 -1 -1
L 42000 52800 42200 52800 3 0 0 0 -1 -1
P 42100 52800 42100 53000 1 0 1
{
T 42158 52861 5 4 0 1 0 0 1
pinnumber=1
T 42158 52861 5 4 0 0 0 0 1
pinseq=1
T 42158 52861 5 4 0 1 0 0 1
pinlabel=1
T 42158 52861 5 4 0 1 0 0 1
pintype=pwr
}
]
N 41900 53200 42100 53200 4
N 42100 53200 42100 53000 4
N 41900 54000 42100 54000 4
N 42100 54000 42100 54200 4
N 42700 53700 42500 53700 4
N 42500 53700 42500 53000 4
C 42400 52700 1 0 0 EMBEDDEDgnd-1.sym
[
T 42700 52750 8 10 0 0 0 0 1
net=GND:1
L 42480 52710 42520 52710 3 0 0 0 -1 -1
L 42455 52750 42545 52750 3 0 0 0 -1 -1
L 42400 52800 42600 52800 3 0 0 0 -1 -1
P 42500 52800 42500 53000 1 0 1
{
T 42558 52861 5 4 0 1 0 0 1
pinnumber=1
T 42558 52861 5 4 0 0 0 0 1
pinseq=1
T 42558 52861 5 4 0 1 0 0 1
pinlabel=1
T 42558 52861 5 4 0 1 0 0 1
pintype=pwr
}
]
N 41900 53600 42200 53600 4
N 42200 53600 42200 53500 4
N 42200 53500 42700 53500 4
N 41900 53800 42200 53800 4
N 42200 53800 42200 53900 4
N 42200 53900 42700 53900 4
C 44300 54100 1 0 0 EMBEDDED5V-plus-1.sym
[
T 44600 54100 8 8 0 0 0 0 1
net=+5V:1
T 44375 54350 9 8 1 0 0 0 1
+5V
L 44350 54300 44650 54300 3 0 0 0 -1 -1
P 44500 54100 44500 54300 1 0 0
{
T 44550 54150 5 6 0 1 0 0 1
pinnumber=1
T 44550 54150 5 6 0 0 0 0 1
pinseq=1
T 44550 54150 5 6 0 1 0 0 1
pinlabel=1
T 44550 54150 5 6 0 1 0 0 1
pintype=pwr
}
]
N 44300 53700 44500 53700 4
N 44500 53700 44500 54100 4
N 45200 53900 45600 53900 4
{
T 45700 53900 5 10 1 1 0 1 1
netname=USB_DM
}
C 54600 50700 1 180 1 EMBEDDEDheader20.sym
[
L 54900 48800 55300 48800 3 0 0 0 -1 -1
L 54900 49000 55300 49000 3 0 0 0 -1 -1
L 54900 49200 55300 49200 3 0 0 0 -1 -1
L 54900 49400 55300 49400 3 0 0 0 -1 -1
L 54900 49600 55300 49600 3 0 0 0 -1 -1
L 54900 49800 55300 49800 3 0 0 0 -1 -1
L 54900 50000 55300 50000 3 0 0 0 -1 -1
L 54900 50200 55300 50200 3 0 0 0 -1 -1
L 54900 50400 55300 50400 3 0 0 0 -1 -1
L 55100 48600 55100 50600 3 0 0 0 -1 -1
P 55300 50500 55600 50500 1 0 1
{
T 55400 50450 5 8 1 1 180 6 1
pinnumber=20
T 55400 50450 5 8 0 0 180 6 1
pinseq=20
T 55400 50450 5 8 0 1 180 6 1
pinlabel=20
T 55400 50450 5 8 0 1 180 6 1
pintype=pas
}
P 54900 50500 54600 50500 1 0 1
{
T 54832 50450 5 8 1 1 180 0 1
pinnumber=19
T 54832 50450 5 8 0 0 180 0 1
pinseq=19
T 54832 50450 5 8 0 1 180 0 1
pinlabel=19
T 54832 50450 5 8 0 1 180 0 1
pintype=pas
}
P 55300 50300 55600 50300 1 0 1
{
T 55400 50250 5 8 1 1 180 6 1
pinnumber=18
T 55400 50250 5 8 0 0 180 6 1
pinseq=18
T 55400 50250 5 8 0 1 180 6 1
pinlabel=18
T 55400 50250 5 8 0 1 180 6 1
pintype=pas
}
P 54900 50300 54600 50300 1 0 1
{
T 54806 50250 5 8 1 1 180 0 1
pinnumber=17
T 54806 50250 5 8 0 0 180 0 1
pinseq=17
T 54806 50250 5 8 0 1 180 0 1
pinlabel=17
T 54806 50250 5 8 0 1 180 0 1
pintype=pas
}
P 55300 50100 55600 50100 1 0 1
{
T 55400 50050 5 8 1 1 180 6 1
pinnumber=16
T 55400 50050 5 8 0 0 180 6 1
pinseq=16
T 55400 50050 5 8 0 1 180 6 1
pinlabel=16
T 55400 50050 5 8 0 1 180 6 1
pintype=pas
}
P 54900 50100 54600 50100 1 0 1
{
T 54806 50050 5 8 1 1 180 0 1
pinnumber=15
T 54806 50050 5 8 0 0 180 0 1
pinseq=15
T 54806 50050 5 8 0 1 180 0 1
pinlabel=15
T 54806 50050 5 8 0 1 180 0 1
pintype=pas
}
P 55300 49900 55600 49900 1 0 1
{
T 55400 49850 5 8 1 1 180 6 1
pinnumber=14
T 55400 49850 5 8 0 0 180 6 1
pinseq=14
T 55400 49850 5 8 0 1 180 6 1
pinlabel=14
T 55400 49850 5 8 0 1 180 6 1
pintype=pas
}
P 54900 49900 54600 49900 1 0 1
{
T 54806 49850 5 8 1 1 180 0 1
pinnumber=13
T 54806 49850 5 8 0 0 180 0 1
pinseq=13
T 54806 49850 5 8 0 1 180 0 1
pinlabel=13
T 54806 49850 5 8 0 1 180 0 1
pintype=pas
}
P 55300 49700 55600 49700 1 0 1
{
T 55400 49650 5 8 1 1 180 6 1
pinnumber=12
T 55400 49650 5 8 0 0 180 6 1
pinseq=12
T 55400 49650 5 8 0 1 180 6 1
pinlabel=12
T 55400 49650 5 8 0 1 180 6 1
pintype=pas
}
P 54900 49700 54600 49700 1 0 1
{
T 54822 49650 5 8 1 1 180 0 1
pinnumber=11
T 54822 49650 5 8 0 0 180 0 1
pinseq=11
T 54822 49650 5 8 0 1 180 0 1
pinlabel=11
T 54822 49650 5 8 0 1 180 0 1
pintype=pas
}
P 55300 49500 55600 49500 1 0 1
{
T 55400 49450 5 8 1 1 180 6 1
pinnumber=10
T 55400 49450 5 8 0 0 180 6 1
pinseq=10
T 55400 49450 5 8 0 1 180 6 1
pinlabel=10
T 55400 49450 5 8 0 1 180 6 1
pintype=pas
}
P 54900 49500 54600 49500 1 0 1
{
T 54796 49450 5 8 1 1 180 0 1
pinnumber=9
T 54796 49450 5 8 0 0 180 0 1
pinseq=9
T 54796 49450 5 8 0 1 180 0 1
pinlabel=9
T 54796 49450 5 8 0 1 180 0 1
pintype=pas
}
P 55300 49300 55600 49300 1 0 1
{
T 55400 49250 5 8 1 1 180 6 1
pinnumber=8
T 55400 49250 5 8 0 0 180 6 1
pinseq=8
T 55400 49250 5 8 0 1 180 6 1
pinlabel=8
T 55400 49250 5 8 0 1 180 6 1
pintype=pas
}
P 54900 49300 54600 49300 1 0 1
{
T 54820 49250 5 8 1 1 180 0 1
pinnumber=7
T 54820 49250 5 8 0 0 180 0 1
pinseq=7
T 54820 49250 5 8 0 1 180 0 1
pinlabel=7
T 54820 49250 5 8 0 1 180 0 1
pintype=pas
}
P 55300 49100 55600 49100 1 0 1
{
T 55400 49050 5 8 1 1 180 6 1
pinnumber=6
T 55400 49050 5 8 0 0 180 6 1
pinseq=6
T 55400 49050 5 8 0 1 180 6 1
pinlabel=6
T 55400 49050 5 8 0 1 180 6 1
pintype=pas
}
P 54900 49100 54600 49100 1 0 1
{
T 54820 49050 5 8 1 1 180 0 1
pinnumber=5
T 54820 49050 5 8 0 0 180 0 1
pinseq=5
T 54820 49050 5 8 0 1 180 0 1
pinlabel=5
T 54820 49050 5 8 0 1 180 0 1
pintype=pas
}
P 55300 48900 55600 48900 1 0 1
{
T 55400 48850 5 8 1 1 180 6 1
pinnumber=4
T 55400 48850 5 8 0 0 180 6 1
pinseq=4
T 55400 48850 5 8 0 1 180 6 1
pinlabel=4
T 55400 48850 5 8 0 1 180 6 1
pintype=pas
}
P 54900 48900 54600 48900 1 0 1
{
T 54820 48850 5 8 1 1 180 0 1
pinnumber=3
T 54820 48850 5 8 0 0 180 0 1
pinseq=3
T 54820 48850 5 8 0 1 180 0 1
pinlabel=3
T 54820 48850 5 8 0 1 180 0 1
pintype=pas
}
P 55300 48700 55600 48700 1 0 1
{
T 55400 48650 5 8 1 1 180 6 1
pinnumber=2
T 55400 48650 5 8 0 0 180 6 1
pinseq=2
T 55400 48650 5 8 0 1 180 6 1
pinlabel=2
T 55400 48650 5 8 0 1 180 6 1
pintype=pas
}
P 54900 48700 54600 48700 1 0 1
{
T 54836 48650 5 8 1 1 180 0 1
pinnumber=1
T 54836 48650 5 8 0 0 180 0 1
pinseq=1
T 54836 48650 5 8 0 1 180 0 1
pinlabel=1
T 54836 48650 5 8 0 1 180 0 1
pintype=pas
}
T 54900 48500 2 10 0 1 180 6 1
refdes=U?
T 54900 48350 5 10 0 0 180 6 1
device=HEADER20
B 54900 48600 400 2000 3 0 0 0 -1 -1 0 0 -1 -1 -1 -1
]
{
T 54900 48350 5 10 0 0 180 6 1
device=HEADER20
T 55000 48500 5 10 1 1 180 6 1
refdes=J1
T 54600 50700 5 10 0 0 0 0 1
value=Box Right Angle
T 54600 50700 5 10 0 0 0 0 1
footprint=HEADER20
}
N 53800 50300 54200 50300 4
N 54200 48700 54200 50500 4
N 55600 50500 56000 50500 4
N 56000 50500 56000 48700 4
C 55900 48400 1 0 0 EMBEDDEDgnd-1.sym
[
T 56200 48450 8 10 0 0 0 0 1
net=GND:1
L 55980 48410 56020 48410 3 0 0 0 -1 -1
L 55955 48450 56045 48450 3 0 0 0 -1 -1
L 55900 48500 56100 48500 3 0 0 0 -1 -1
P 56000 48500 56000 48700 1 0 1
{
T 56058 48561 5 4 0 1 0 0 1
pinnumber=1
T 56058 48561 5 4 0 0 0 0 1
pinseq=1
T 56058 48561 5 4 0 1 0 0 1
pinlabel=1
T 56058 48561 5 4 0 1 0 0 1
pintype=pwr
}
]
N 55600 50300 56000 50300 4
N 55600 50100 56000 50100 4
N 55600 49900 56000 49900 4
N 55600 49700 56000 49700 4
N 55600 49500 56000 49500 4
N 55600 49300 56400 49300 4
{
T 56500 49300 5 10 1 1 0 1 1
netname=BOOT0
}
N 55600 49100 56400 49100 4
{
T 56500 49100 5 10 1 1 0 1 1
netname=U1TX
}
N 55600 48900 56400 48900 4
{
T 56500 48900 5 10 1 1 0 1 1
netname=U1RX
}
N 54600 50100 53800 50100 4
N 54600 49900 53800 49900 4
N 54600 49500 53800 49500 4
N 54600 49300 53800 49300 4
N 54600 49100 53800 49100 4
C 51700 48200 1 0 0 EMBEDDEDgnd-1.sym
[
T 52000 48250 8 10 0 0 0 0 1
net=GND:1
L 51780 48210 51820 48210 3 0 0 0 -1 -1
L 51755 48250 51845 48250 3 0 0 0 -1 -1
L 51700 48300 51900 48300 3 0 0 0 -1 -1
P 51800 48300 51800 48500 1 0 1
{
T 51858 48361 5 4 0 1 0 0 1
pinnumber=1
T 51858 48361 5 4 0 0 0 0 1
pinseq=1
T 51858 48361 5 4 0 1 0 0 1
pinlabel=1
T 51858 48361 5 4 0 1 0 0 1
pintype=pwr
}
]
N 52000 48700 51800 48700 4
N 51600 49300 52000 49300 4
{
T 51500 49300 5 10 1 1 0 7 1
netname=xTMS
}
N 51800 48500 51800 49700 4
N 52000 49100 51600 49100 4
{
T 51500 49100 5 10 1 1 0 7 1
netname=xTDI
}
N 51800 50700 51800 50300 4
N 51800 50300 52000 50300 4
N 52000 49500 51600 49500 4
{
T 51500 49500 5 10 1 1 0 7 1
netname=xTCK
}
N 52000 49900 51600 49900 4
{
T 51500 49900 5 10 1 1 0 7 1
netname=xTDO
}
N 52000 48900 51600 48900 4
{
T 51500 48900 5 10 1 1 0 7 1
netname=xnTRST
}
N 52000 50100 51600 50100 4
{
T 51500 50100 5 10 1 1 0 7 1
netname=xnSRST
}
C 49800 53300 1 0 0 EMBEDDEDNCP1117.sym
[
T 51400 54400 5 10 0 0 0 0 1
footprint=SOT223
T 51400 54200 5 10 0 0 0 0 1
net=GND:1
T 51400 54600 5 10 0 0 0 0 1
pins=3
T 51200 54300 8 10 0 1 0 6 1
refdes=U?
P 51100 53900 51400 53900 1 0 1
{
T 51230 53950 5 8 1 1 0 0 1
pinnumber=4
T 51230 53950 5 8 0 0 0 0 1
pinseq=4
}
P 50600 53300 50600 53600 1 0 0
{
T 50500 53400 5 8 1 1 0 0 1
pinnumber=1
T 50500 53400 5 8 0 0 0 0 1
pinseq=1
}
P 50100 53900 49800 53900 1 0 1
{
T 49900 53950 5 8 1 1 0 0 1
pinnumber=3
T 49900 53950 5 8 0 0 0 0 1
pinseq=3
}
T 50456 53701 9 8 1 0 0 0 1
GND
T 51400 54800 5 10 0 0 0 0 1
device=NCP1117
B 50100 53600 1000 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 50600 54300 9 8 1 0 0 3 1
NCP1117
T 50748 53900 9 8 1 0 0 0 1
OUT
T 50200 53900 9 8 1 0 0 0 1
IN
]
{
T 51200 55000 5 10 0 0 0 0 1
device=NCP1117
T 51200 54300 5 10 1 1 0 6 1
refdes=U3
T 51200 54600 5 10 0 0 0 0 1
footprint=SOT223
T 49600 53500 5 10 0 0 0 0 1
net=VDD:4
T 49800 53300 5 10 0 0 0 0 1
value=NCP1117ST33T3G
}
C 48600 53900 1 0 0 EMBEDDED5V-plus-1.sym
[
T 48900 53900 8 8 0 0 0 0 1
net=+5V:1
T 48675 54150 9 8 1 0 0 0 1
+5V
L 48650 54100 48950 54100 3 0 0 0 -1 -1
P 48800 53900 48800 54100 1 0 0
{
T 48850 53950 5 6 0 1 0 0 1
pinnumber=1
T 48850 53950 5 6 0 0 0 0 1
pinseq=1
T 48850 53950 5 6 0 1 0 0 1
pinlabel=1
T 48850 53950 5 6 0 1 0 0 1
pintype=pwr
}
]
N 48800 53900 49800 53900 4
C 48700 52900 1 0 0 EMBEDDEDgnd-1.sym
[
T 49000 52950 8 10 0 0 0 0 1
net=GND:1
L 48780 52910 48820 52910 3 0 0 0 -1 -1
L 48755 52950 48845 52950 3 0 0 0 -1 -1
L 48700 53000 48900 53000 3 0 0 0 -1 -1
P 48800 53000 48800 53200 1 0 1
{
T 48858 53061 5 4 0 1 0 0 1
pinnumber=1
T 48858 53061 5 4 0 0 0 0 1
pinseq=1
T 48858 53061 5 4 0 1 0 0 1
pinlabel=1
T 48858 53061 5 4 0 1 0 0 1
pintype=pwr
}
]
N 48800 53200 58000 53200 4
{
T 58100 53200 5 10 1 1 0 1 1
netname=VSS
}
N 50600 53300 50600 53200 4
N 51400 53900 58000 53900 4
{
T 58100 53900 5 10 1 1 0 1 1
netname=VDD
}
C 51500 53900 1 0 0 EMBEDDED3.3V-plus-1.sym
[
T 51800 53900 8 8 0 0 0 0 1
net=+3.3V:1
T 51575 54150 9 8 1 0 0 0 1
+3.3V
L 51550 54100 51850 54100 3 0 0 0 -1 -1
P 51700 53900 51700 54100 1 0 0
{
T 51750 53950 5 6 0 1 0 0 1
pinnumber=1
T 51750 53950 5 6 0 0 0 0 1
pinseq=1
T 51750 53950 5 6 0 1 0 0 1
pinlabel=1
T 51750 53950 5 6 0 1 0 0 1
pintype=pwr
}
]
C 55000 47200 1 0 0 EMBEDDEDgnd-1.sym
[
T 55300 47250 8 10 0 0 0 0 1
net=GND:1
L 55080 47210 55120 47210 3 0 0 0 -1 -1
L 55055 47250 55145 47250 3 0 0 0 -1 -1
L 55000 47300 55200 47300 3 0 0 0 -1 -1
P 55100 47300 55100 47500 1 0 1
{
T 55158 47361 5 4 0 1 0 0 1
pinnumber=1
T 55158 47361 5 4 0 0 0 0 1
pinseq=1
T 55158 47361 5 4 0 1 0 0 1
pinlabel=1
T 55158 47361 5 4 0 1 0 0 1
pintype=pwr
}
]
C 55600 47200 1 0 0 EMBEDDEDgnd-1.sym
[
T 55900 47250 8 10 0 0 0 0 1
net=GND:1
L 55680 47210 55720 47210 3 0 0 0 -1 -1
L 55655 47250 55745 47250 3 0 0 0 -1 -1
L 55600 47300 55800 47300 3 0 0 0 -1 -1
P 55700 47300 55700 47500 1 0 1
{
T 55758 47361 5 4 0 1 0 0 1
pinnumber=1
T 55758 47361 5 4 0 0 0 0 1
pinseq=1
T 55758 47361 5 4 0 1 0 0 1
pinlabel=1
T 55758 47361 5 4 0 1 0 0 1
pintype=pwr
}
]
C 40200 53000 1 0 0 EMBEDDEDUSB_MINI_B.sym
[
P 41900 54000 41600 54000 1 0 0
{
T 41700 54050 5 8 1 1 0 0 1
pinnumber=1
T 41700 53950 5 8 0 1 0 2 1
pinseq=1
T 41550 54000 5 8 0 1 0 8 1
pintype=pwr
T 41550 54000 9 8 1 1 0 7 1
pinlabel=VBUS
}
P 41900 53800 41600 53800 1 0 0
{
T 41700 53850 5 8 1 1 0 0 1
pinnumber=2
T 41700 53750 5 8 0 1 0 2 1
pinseq=2
T 41550 53800 5 8 0 1 0 8 1
pintype=io
T 41550 53800 9 8 1 1 0 7 1
pinlabel=D-
}
P 40600 54000 40300 54000 1 0 1
{
T 40500 54050 5 8 1 1 0 6 1
pinnumber=6
T 40500 53950 5 8 0 1 0 8 1
pinseq=6
T 40650 54000 5 8 0 1 0 2 1
pintype=pwr
T 40650 54000 9 8 1 1 0 1 1
pinlabel=GND
}
T 40600 54250 9 8 1 0 0 0 1
USB_MINI_B
T 40600 55050 5 10 0 0 0 0 1
description=USB Mini B Connector
T 40600 54650 5 10 0 0 0 0 1
numslots=0
T 40600 54850 5 10 0 0 0 0 1
footprint=USB_MINI_B
T 41700 54300 8 10 0 1 0 6 1
refdes=U?
P 41900 53600 41600 53600 1 0 0
{
T 41700 53650 5 8 1 1 0 0 1
pinnumber=3
T 41700 53550 5 8 0 1 0 2 1
pinseq=3
T 41550 53600 5 8 0 1 0 8 1
pintype=io
T 41550 53600 9 8 1 1 0 7 1
pinlabel=D+
}
P 41900 53400 41600 53400 1 0 0
{
T 41700 53450 5 8 1 1 0 0 1
pinnumber=4
T 41700 53350 5 8 0 1 0 2 1
pinseq=4
T 41550 53400 5 8 0 1 0 8 1
pintype=io
T 41550 53400 9 8 1 1 0 7 1
pinlabel=ID
}
P 41900 53200 41600 53200 1 0 0
{
T 41700 53250 5 8 1 1 0 0 1
pinnumber=5
T 41700 53150 5 8 0 1 0 2 1
pinseq=5
T 41550 53200 5 8 0 1 0 8 1
pintype=pwr
T 41550 53200 9 8 1 1 0 7 1
pinlabel=GND
}
P 40600 53200 40300 53200 1 0 1
{
T 40500 53250 5 8 1 1 0 6 1
pinnumber=9
T 40500 53150 5 8 0 1 0 8 1
pinseq=9
T 40650 53200 5 8 0 1 0 2 1
pintype=pwr
T 40650 53200 9 8 1 1 0 1 1
pinlabel=GND
}
P 40600 53400 40300 53400 1 0 1
{
T 40500 53450 5 8 1 1 0 6 1
pinnumber=8
T 40500 53350 5 8 0 1 0 8 1
pinseq=8
T 40650 53400 5 8 0 1 0 2 1
pintype=pwr
T 40650 53400 9 8 1 1 0 1 1
pinlabel=GND
}
P 40600 53800 40300 53800 1 0 1
{
T 40500 53850 5 8 1 1 0 6 1
pinnumber=7
T 40500 53750 5 8 0 1 0 8 1
pinseq=7
T 40650 53800 5 8 0 1 0 2 1
pintype=pwr
T 40650 53800 9 8 1 1 0 1 1
pinlabel=GND
}
T 40600 54450 5 10 0 0 0 0 1
device=USB_MINI_B
B 40600 53000 1000 1200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 41200 52800 5 10 1 1 0 6 1
refdes=J2
T 40600 54450 5 10 0 0 0 0 1
footprint=USB_MINI_B
T 40200 53000 5 10 0 0 0 0 1
avnet_code=GHU745
T 40200 53000 5 10 0 0 0 0 1
value=AU64V005K0
}
N 53800 50500 54200 50500 4
N 52000 50500 51600 50500 4
{
T 51500 50500 5 10 1 1 0 7 1
netname=xTPWR
}
C 54400 47200 1 0 0 EMBEDDEDgnd-1.sym
[
T 54700 47250 8 10 0 0 0 0 1
net=GND:1
L 54480 47210 54520 47210 3 0 0 0 -1 -1
L 54455 47250 54545 47250 3 0 0 0 -1 -1
L 54400 47300 54600 47300 3 0 0 0 -1 -1
P 54500 47300 54500 47500 1 0 1
{
T 54558 47361 5 4 0 1 0 0 1
pinnumber=1
T 54558 47361 5 4 0 0 0 0 1
pinseq=1
T 54558 47361 5 4 0 1 0 0 1
pinlabel=1
T 54558 47361 5 4 0 1 0 0 1
pintype=pwr
}
]
N 45200 53500 45600 53500 4
{
T 45700 53500 5 10 1 1 0 1 1
netname=USB_DP
}
C 57400 53200 1 0 0 EMBEDDEDtestpt.sym
[
T 57800 54300 8 10 0 0 0 0 1
numslots=0
T 57800 53900 8 10 0 0 0 0 1
footprint=none
T 57800 54100 8 10 0 0 0 0 1
device=TESTPOINT
T 57500 53500 8 10 0 1 0 0 1
refdes=TP?
L 57500 53450 57550 53400 3 0 0 0 -1 -1
L 57450 53400 57500 53450 3 0 0 0 -1 -1
L 57500 53350 57550 53400 3 0 0 0 -1 -1
L 57450 53400 57500 53350 3 0 0 0 -1 -1
P 57500 53200 57500 53350 1 0 0
{
T 57700 53200 5 10 0 0 0 0 1
pinseq=1
T 57700 53400 5 10 0 0 0 0 1
pinnumber=1
T 57500 53200 5 10 0 1 0 0 1
pintype=io
T 57500 53200 5 10 0 1 0 0 1
pinlabel=1
}
]
{
T 57500 53500 5 10 1 1 0 3 1
refdes=TP5
T 57800 54100 5 10 0 0 0 0 1
device=TESTPOINT
T 57800 53900 5 10 0 0 0 0 1
footprint=none
}
N 55300 45000 55300 43600 4
C 55200 43300 1 0 0 EMBEDDEDgnd-1.sym
[
T 55500 43350 8 10 0 0 0 0 1
net=GND:1
L 55280 43310 55320 43310 3 0 0 0 -1 -1
L 55255 43350 55345 43350 3 0 0 0 -1 -1
L 55200 43400 55400 43400 3 0 0 0 -1 -1
P 55300 43400 55300 43600 1 0 1
{
T 55358 43461 5 4 0 1 0 0 1
pinnumber=1
T 55358 43461 5 4 0 0 0 0 1
pinseq=1
T 55358 43461 5 4 0 1 0 0 1
pinlabel=1
T 55358 43461 5 4 0 1 0 0 1
pintype=pwr
}
]
N 53200 45000 52900 45000 4
{
T 52800 45000 5 10 1 1 0 7 1
netname=VDD
}
N 53200 43800 52900 43800 4
{
T 52800 43800 5 10 1 1 0 7 1
netname=LED0
}
N 53200 44200 52900 44200 4
{
T 52800 44200 5 10 1 1 0 7 1
netname=LED1
}
N 53200 44600 52900 44600 4
{
T 52800 44600 5 10 1 1 0 7 1
netname=LED2
}
N 44300 53900 44700 53900 4
N 44300 53500 44700 53500 4
N 54600 48900 53800 48900 4
N 53800 48700 54600 48700 4
N 55700 48700 55700 48000 4
N 54500 48700 54500 48000 4
N 55700 48700 55600 48700 4
N 51800 49700 52000 49700 4
C 53800 47200 1 0 0 EMBEDDEDgnd-1.sym
[
T 54100 47250 8 10 0 0 0 0 1
net=GND:1
L 53880 47210 53920 47210 3 0 0 0 -1 -1
L 53855 47250 53945 47250 3 0 0 0 -1 -1
L 53800 47300 54000 47300 3 0 0 0 -1 -1
P 53900 47300 53900 47500 1 0 1
{
T 53958 47361 5 4 0 1 0 0 1
pinnumber=1
T 53958 47361 5 4 0 0 0 0 1
pinseq=1
T 53958 47361 5 4 0 1 0 0 1
pinlabel=1
T 53958 47361 5 4 0 1 0 0 1
pintype=pwr
}
]
N 53900 50100 53900 48100 4
N 52600 47800 52000 47800 4