Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

UART echo's back half the input #131

Open
eliquinox opened this issue Nov 27, 2022 · 8 comments
Open

UART echo's back half the input #131

eliquinox opened this issue Nov 27, 2022 · 8 comments
Assignees
Labels
bug Something isn't working

Comments

@eliquinox
Copy link

I have set up the UART example with Arty A7 100 board and I observe the following:

When I send data to the USB descriptior as:

echo "AAAA" > /dev/ttyUSB3

In the minicom I can see

AA

being output.

Is that expected? Shouldn't all the input be echo'd back or am I missing something?

@eliquinox
Copy link
Author

Hi @WillGreen any ideas about this?

@WillGreen
Copy link
Contributor

Thanks for your issue report. Can you tell me what serial settings you’re using?

NB. I’m away until next week. I’ll look into your issue when I return.

@eliquinox
Copy link
Author

Here are my minicom settings:
image
Let me know if you need other info.

@WillGreen WillGreen self-assigned this Dec 9, 2022
@WillGreen
Copy link
Contributor

I do most of my Xilinx FPGA dev on Windows. I've used PuTTY for serial testing, which doesn't have this issue.

However, I've managed to reproduce your issue in Windows under WSL running Debian 11.

I configured the serial port (COM4):
stty -F /dev/ttyS4 9600 cs8 -cstopb -parenb

Then used cat and echo on the serial port and only saw every other character.

I don't yet know why this is happening I'm afraid. But will continue to investigate.

@eliquinox
Copy link
Author

@WillGreen thanks for the follow up. FYI I have gotten a working solution which you can find here: https://forum.digilent.com/topic/24424-arty-a7-100-uart-echo-example-repost/#comment-72260

I don't happen to have a Windows machine handy, so perhaps you can try it out and see if the design generalises to both.
At the moment I don't require any further assistance, so feel free to close the issue.

@WillGreen
Copy link
Contributor

Thanks for your reply. I'll leave the issue open until I get a chance to test this.
I can also try it on Linux with iCEBreaker board.

@wil-low
Copy link

wil-low commented May 28, 2023

I've spend several hours to find reliable UART RX and TX implementation. The one that I use now is from Alinx AX301 demo board. I've added into my fork of your excellent repo: https://github.com/wil-low/projf-explore/tree/main/lib/uart-2

@WillGreen
Copy link
Contributor

I've spend several hours to find reliable UART RX and TX implementation. The one that I use now is from Alinx AX301 demo board. I've added into my fork of your excellent repo: https://github.com/wil-low/projf-explore/tree/main/lib/uart-2

Cool. I’ve not looked at the UART in a while, but I plan to come back to it later this year as part of an FPGA design I’m working on.

@WillGreen WillGreen added the bug Something isn't working label Jun 19, 2023
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
bug Something isn't working
Projects
None yet
Development

No branches or pull requests

3 participants