generated from TinyTapeout/tt06-verilog-template
-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathinfo.yaml
57 lines (50 loc) · 1.69 KB
/
info.yaml
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
# Tiny Tapeout project information
project:
title: "SPELL" # Project title
author: "Uri Shaked" # Your name
discord: "urish" # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
description: "SPELL is a minimal, cryptic, stack-based programming language crafted for The Skull CTF" # One line description of what your project does
language: "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
clock_hz: 10000000 # Clock frequency in Hz (or 0 if not applicable)
# How many tiles your design occupies? A single tile is about 167x108 uM.
tiles: "2x2" # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2
# Your top module name must start with "tt_um_". Make it unique by including your github username:
top_module: "tt_um_urish_spell"
# List your project's source files here. Source files must be in ./src and you must list each source file separately, one per line:
source_files:
- "spell.v"
- "execute.v"
- "mem.v"
- "mem_internal.v"
- "mem_io.v"
# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
# Inputs
ui[0]: "run"
ui[1]: "step"
ui[2]: "load"
ui[3]: "dump"
ui[4]: "shift_in"
ui[5]: "reg_sel[0]"
ui[6]: "reg_sel[1]"
ui[7]: ""
# Outputs
uo[0]: "sleep"
uo[1]: "stop"
uo[2]: "wait_delay"
uo[3]: "shift_out"
uo[4]: ""
uo[5]: ""
uo[6]: ""
uo[7]: ""
# Bidirectional pins
uio[0]: "gpio[0]"
uio[1]: "gpio[1]"
uio[2]: "gpio[2]"
uio[3]: "gpio[3]"
uio[4]: "gpio[4]"
uio[5]: "gpio[5]"
uio[6]: "gpio[6]"
uio[7]: "gpio[7]"
# Do not change!
yaml_version: 6