Skip to content

Commit 8a9125a

Browse files
Update test.yml
check synlig path
1 parent dcc3258 commit 8a9125a

File tree

1 file changed

+5
-2
lines changed

1 file changed

+5
-2
lines changed

.github/workflows/test.yml

+5-2
Original file line numberDiff line numberDiff line change
@@ -395,11 +395,14 @@ jobs:
395395
CMAKE_PARAMS: '-DSYNLIG_SYSTEMVERILOG=ON'
396396
NUM_PROC: ${{ steps.cpu-cores.outputs.count }}
397397
run: |
398-
git submodule sync --recursive # Sync submodules
399-
git submodule update --init --recursive # Ensure they are initialized & updated'
400398
export PATH="/usr/lib/ccache:/usr/local/opt/ccache/libexec:$PATH"
401399
./.github/scripts/build.sh
402400
./run_reg_test.py vtr_reg_system_verilog -show_failures -j${{ steps.cpu-cores.outputs.count}}
401+
402+
- name: Check Synlig Installation Path
403+
run: |
404+
echo "Checking installed Synlig binary..."
405+
ls -l /home/runner/work/vtr-verilog-to-routing/vtr-verilog-to-routing/build/bin/synlig_install/usr/local/bin/
403406
404407
ODINII:
405408
name: 'ODIN-II Basic Test'

0 commit comments

Comments
 (0)