Skip to content
@YosysHQ

Yosys Headquarters

Yosys Open SYnthesis Suite

YosysHQ - Open Source EDA

OSS CAD Suite: the one-stop shop for our tools

If you want to use our EDA tools, the easiest way is to install the binary release OSS CAD suite, which contains all required dependencies and related tools. Find the documentation here. We also have an OSS CAD Suite github action for using the tools in a github CI workflow.

Tabby CAD Suite is a commercial extension of OSS CAD Suite available from YosysHQ GmbH that additionally includes the Verific frontend for industry-grade SystemVerilog and VHDL support, formal verification with SVA, and formal apps.

Our Projects

Front-ends for applications built on top of Yosys:

  • sby: formal property checking
  • mcy: mutation coverage
  • eqy: equivalence checking

Other notable projects:

  • riscv-formal: formally check compliance with the RISC-V specification
  • picorv32: A Size-Optimized RISC-V CPU
  • nerv: A very simple educational RISC-V CPU for demonstrating riscv-formal

Community

Support us

Like what we do? Please consider either buying a license for the Tabby CAD Suite or becoming a sponsor.

Pinned Loading

  1. yosys yosys Public

    Yosys Open SYnthesis Suite

    C++ 3.7k 925

  2. nextpnr nextpnr Public

    nextpnr portable FPGA place and route tool

    C++ 1.4k 249

  3. sby sby Public

    SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows

    Python 436 80

  4. oss-cad-suite-build oss-cad-suite-build Public

    Multi-platform nightly builds of open source digital design and verification tools

    Shell 997 90

Repositories

Showing 10 of 40 repositories
  • yosys Public

    Yosys Open SYnthesis Suite

    YosysHQ/yosys’s past year of commit activity
    C++ 3,718 ISC 925 460 120 Updated Mar 27, 2025
  • apicula Public

    Project Apicula 🐝: bitstream documentation for Gowin FPGAs

    YosysHQ/apicula’s past year of commit activity
    Verilog 543 MIT 71 14 4 Updated Mar 27, 2025
  • oss-cad-suite-build Public

    Multi-platform nightly builds of open source digital design and verification tools

    YosysHQ/oss-cad-suite-build’s past year of commit activity
    Shell 997 ISC 90 51 3 Updated Mar 27, 2025
  • sby Public

    SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows

    YosysHQ/sby’s past year of commit activity
    Python 436 80 38 10 Updated Mar 26, 2025
  • nextpnr Public

    nextpnr portable FPGA place and route tool

    YosysHQ/nextpnr’s past year of commit activity
    C++ 1,410 ISC 249 104 (1 issue needs help) 8 Updated Mar 24, 2025
  • prjpeppercorn Public

    Project Peppercorn - GateMate FPGA Bitstream Documentation

    YosysHQ/prjpeppercorn’s past year of commit activity
    Python 18 ISC 2 0 0 Updated Mar 21, 2025
  • prjpeppercorn-test-cases Public

    Project Peppercorn GateMate Test Cases

    YosysHQ/prjpeppercorn-test-cases’s past year of commit activity
    Verilog 7 ISC 1 0 0 Updated Mar 20, 2025
  • eqy Public

    Equivalence checking with Yosys

    YosysHQ/eqy’s past year of commit activity
    Python 40 7 12 0 Updated Mar 12, 2025
  • mcy Public

    Mutation Cover with Yosys (MCY)

    YosysHQ/mcy’s past year of commit activity
    C++ 80 ISC 9 2 0 Updated Mar 12, 2025
  • abc Public Forked from berkeley-abc/abc

    ABC: System for Sequential Logic Synthesis and Formal Verification

    YosysHQ/abc’s past year of commit activity
    C 27 622 0 2 Updated Mar 12, 2025

Top languages

Loading…

Most used topics

Loading…