Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

ULPIResource usability improvements #201

Open
wants to merge 1 commit into
base: main
Choose a base branch
from
Open
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
13 changes: 10 additions & 3 deletions amaranth_boards/resources/interface.py
Original file line number Diff line number Diff line change
Expand Up @@ -114,13 +114,20 @@ def DirectUSBResource(*args, d_p, d_n, pullup=None, vbus_valid=None, conn=None,
return Resource.family(*args, default_name="usb", ios=io)


def ULPIResource(*args, data, clk, dir, nxt, stp, rst=None,
clk_dir='i', rst_invert=False, attrs=None, conn=None):
def ULPIResource(*args, data, clk, dir, nxt, stp, rst=None, clk_dir='i',
rst_invert=False, conn=None, attrs=None, clk_attrs=None):
assert clk_dir in ('i', 'o',)

clk_subsig = Subsignal("clk", Pins(clk, dir=clk_dir, conn=conn, assert_width=1))
# If the clock is an input, we must constrain it to be 60MHz.
if clk_dir == 'i':
clk_subsig.clock = Clock(60e6)
if clk_attrs is not None:
clk_subsig.attrs.update(clk_attrs)

io = []
io.append(Subsignal("data", Pins(data, dir="io", conn=conn, assert_width=8)))
io.append(Subsignal("clk", Pins(clk, dir=clk_dir, conn=conn, assert_width=1)))
io.append(clk_subsig)
io.append(Subsignal("dir", Pins(dir, dir="i", conn=conn, assert_width=1)))
io.append(Subsignal("nxt", Pins(nxt, dir="i", conn=conn, assert_width=1)))
io.append(Subsignal("stp", Pins(stp, dir="o", conn=conn, assert_width=1)))
Expand Down