Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

RISC-V: implement a2?, idiv and ldiv evaluators #56

Merged
merged 2 commits into from
Sep 3, 2024
Merged

RISC-V: implement a2?, idiv and ldiv evaluators #56

Changes from all commits
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
5400117
RISC-V: implement `a2b`, `a2i` and `a2s` evaluators
janvrany Aug 16, 2024
97bf98c
RISC-V: implement `idiv` and `ldiv` evaluators
janvrany Aug 26, 2024
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
56 changes: 56 additions & 0 deletions src/Tinyrossa-RISCV/TRRV64GCodeEvaluator.class.st
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -41,6 +41,37 @@ TRRV64GCodeEvaluator >> commonBin: node opcodeR: opR opcodeI: opI [
^ dstReg
]

{ #category : #'evaluation-helpers' }
TRRV64GCodeEvaluator >> commonDiv: node [
"Handles imul and lmul"

| child1 child2 src1Reg src2Reg dstReg |

child1 := node child1.
child2 := node child2.

src1Reg := self evaluate: child1.

(child2 opcode isLoadConst and: [child2 constant == 1]) ifTrue:[
dstReg := src1Reg.
] ifFalse:[
(child2 opcode isLoadConst and: [child2 constant == -1]) ifTrue:[
dstReg := self codegen allocateRegister.
generate sub: dstReg, zero, src1Reg
] ifFalse:[
src2Reg := self evaluate: child2.
dstReg := self codegen allocateRegister.

node type == Int64 ifTrue:[
generate div: dstReg, src1Reg , src2Reg
] ifFalse:[
generate divw: dstReg, src1Reg , src2Reg
].
]].

^dstReg
]

{ #category : #'evaluation-helpers' }
TRRV64GCodeEvaluator >> commonLoad: node [
"Handles aload, lload, iload, sload & bload"
Expand Down Expand Up @@ -298,11 +329,26 @@ TRRV64GCodeEvaluator >> evaluate_Xloadi: node [
^dstReg.
]

{ #category : #evaluation }
TRRV64GCodeEvaluator >> evaluate_a2b: node [
^ self evaluate: node child1
]

{ #category : #evaluation }
TRRV64GCodeEvaluator >> evaluate_a2i: node [
^ self evaluate: node child1
]

{ #category : #evaluation }
TRRV64GCodeEvaluator >> evaluate_a2l: node [
^ self evaluate: node child1
]

{ #category : #evaluation }
TRRV64GCodeEvaluator >> evaluate_a2s: node [
^ self evaluate: node child1
]

{ #category : #evaluation }
TRRV64GCodeEvaluator >> evaluate_acmpgt: node [
^ self evaluate_Xcmpgt: node
Expand Down Expand Up @@ -414,6 +460,11 @@ TRRV64GCodeEvaluator >> evaluate_iconst: node [
^ dstReg
]

{ #category : #evaluation }
TRRV64GCodeEvaluator >> evaluate_idiv: node [
^self commonDiv: node.
]

{ #category : #'evaluation-helpers' }
TRRV64GCodeEvaluator >> evaluate_ifXcmpeq: node [
"Handles Address, Int64 Int32, Int16 & Int8"
Expand Down Expand Up @@ -660,6 +711,11 @@ TRRV64GCodeEvaluator >> evaluate_lconst: node [
^ dstReg
]

{ #category : #evaluation }
TRRV64GCodeEvaluator >> evaluate_ldiv: node [
^self commonDiv: node.
]

{ #category : #evaluation }
TRRV64GCodeEvaluator >> evaluate_lload: node [
^ self commonLoad: node
Expand Down
Loading