Skip to content

Pull requests: llvm/circt

New pull request New
155 Open 5,782 Closed
155 Open 5,782 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

[ESI] Snoop op ESI
#8096 opened Jan 18, 2025 by teqdruid Loading…
1
[ESI] BSP: variable sized reads and gearboxing read responses ESI
#8095 opened Jan 17, 2025 by teqdruid Loading…
1
[FIRRTL] LowerLayers: Update innerrefs in extracted verbatim's
#8094 opened Jan 17, 2025 by dtzSiFive Loading…
4
[FIRRTL][CAPI] add layer for firrtlTypeGetRef
#8093 opened Jan 17, 2025 by sequencer Loading…
[FIRRTL] GrandCentral: Support firrtl.view
#8092 opened Jan 16, 2025 by dtzSiFive Loading…
9
Bump LLVM to ebc7efbab5c58b46f7215d63be6d0208cb588192.
#8089 opened Jan 16, 2025 by mikeurbach Loading…
2
[FIRRTL] Add circt_view intrinsic lowering to firrtl.view
#8083 opened Jan 14, 2025 by dtzSiFive • Draft
[RTG][python] fix populateDialectRTGTestSubmodule namespacing
#8078 opened Jan 13, 2025 by makslevental Loading…
3
[MemoryBanking] Bank memref::copy logically using memref::subView
#8074 opened Jan 13, 2025 by jiahanxie353 Loading…
6
[HW] Add passes to remove modules from the hierarchy and recursively expose IO of their instances
#8070 opened Jan 12, 2025 by CircuitCoder Loading…
1 task
3
[HW][circt-synth] Implement AggregateToComb pass and add to circt-synth pipeline
#8068 opened Jan 12, 2025 by uenoku Loading…
16
[RTGTest] Add dialect materializer RTG Involving the `rtg` dialect
#8063 opened Jan 10, 2025 by maerhart Loading…
1
[RTG] Add simple linear scan register allocation pass RTG Involving the `rtg` dialect
#8058 opened Jan 9, 2025 by maerhart Loading…
[RTG] Add ISA assembly emission pass RTG Involving the `rtg` dialect
#8057 opened Jan 9, 2025 by maerhart Loading…
[RTGTest] Add a few instructions RTG Involving the `rtg` dialect
#8056 opened Jan 9, 2025 by maerhart Loading…
1
[RTGTest] Add representation for immediates RTG Involving the `rtg` dialect
#8053 opened Jan 9, 2025 by maerhart Loading…
[RTGTest] Improved register representation RTG Involving the `rtg` dialect
#8052 opened Jan 9, 2025 by maerhart Loading…
[HW] Enable parametric polymorphism for module parameters
#8040 opened Jan 8, 2025 by bubblepipe42 Loading…
4
[LLHD] Removing llhd-sim tests LLHD
#8036 opened Jan 7, 2025 by teqdruid Loading…
3
Convert ICE40 to BLIF
#8031 opened Jan 5, 2025 by darthscsi • Draft
[ImportVerilog] add real literal support, refine real type, and add real format support Moore
#8020 opened Dec 29, 2024 by chenbo-again • Draft
6
Add the BLIF dialect.
#8019 opened Dec 29, 2024 by darthscsi Loading…
4
Add the ICE40 dialect.
#8018 opened Dec 27, 2024 by darthscsi Loading…
11
[ImportVerilog] Support for Procedural assign statements ImportVerilog Moore
#8010 opened Dec 19, 2024 by owlxiao Loading…
2
[ImportVerilog] sva prototype ImportVerilog Moore
#7999 opened Dec 16, 2024 by chenbo-again • Draft
ProTip! Type g p on any issue or pull request to go back to the pull request listing page.