Skip to content
View oddball's full-sized avatar

Highlights

  • Pro

Block or report oddball

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. ipxact2systemverilog ipxact2systemverilog Public

    Translates IPXACT XML to synthesizable VHDL or SystemVerilog

    Python 57 19

  2. embedPythonInVerilogExample embedPythonInVerilogExample Public

    embedPythonInVerilogExample

    Makefile 10 4

  3. genMem genMem Public

    Verilog 5 1

  4. autoDependMakefileExample autoDependMakefileExample Public

    autoDependMakefileExample

    C++ 3

  5. emacs_vhdl_project_example emacs_vhdl_project_example Public

    emacs_vhdl_project_example

    VHDL 1

  6. cfgEmacs cfgEmacs Public

    cfgEmacs