-
Notifications
You must be signed in to change notification settings - Fork 28
Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
- Move riscvISACOV into main repo - Add instruction decoder - Lots of updates to functional coverage collection classes and functions
- Loading branch information
1 parent
901ff74
commit 6bb18d2
Showing
15 changed files
with
4,273 additions
and
685 deletions.
There are no files selected for viewing
This file was deleted.
Oops, something went wrong.
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
| Original file line number | Diff line number | Diff line change |
|---|---|---|
| @@ -0,0 +1,48 @@ | ||
| // | ||
| // Copyright (c) 2023 Imperas Software Ltd., www.imperas.com | ||
| // Modified Febraury 2024, [email protected] | ||
| // | ||
| // SPDX-License-Identifier: Apache-2.0 WITH SHL-2.0 | ||
| // | ||
| // Licensed under the Apache License, Version 2.0 (the "License"); | ||
| // you may not use this file except in compliance with the License. | ||
| // You may obtain a copy of the License at | ||
| // | ||
| // http://www.apache.org/licenses/LICENSE-2.0 | ||
| // | ||
| // Unless required by applicable law or agreed to in writing, software | ||
| // distributed under the License is distributed on an "AS IS" BASIS, | ||
| // WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, | ||
| // either express or implied. | ||
| // | ||
| // See the License for the specific language governing permissions and | ||
| // limitations under the License. | ||
| // | ||
| // | ||
|
|
||
| `include "coverage/RISCV_coverage_pkg.svh" | ||
|
|
||
| import RISCV_coverage_pkg::*; | ||
|
|
||
| class coverage #( | ||
| parameter int ILEN = 32, // Instruction length in bits | ||
| parameter int XLEN = 32, // GPR length in bits | ||
| parameter int FLEN = 32, // FPR length in bits | ||
| parameter int VLEN = 256, // Vector register size in bits | ||
| parameter int NHART = 1, // Number of harts reported | ||
| parameter int RETIRE = 1 // Number of instructions that can retire during valid event | ||
| ) extends RISCV_coverage #(ILEN, XLEN, FLEN, VLEN, NHART, RETIRE); | ||
|
|
||
| function new(virtual rvviTrace #(ILEN, XLEN, FLEN, VLEN, NHART, RETIRE) rvvi); | ||
| super.new(rvvi); | ||
| endfunction | ||
|
|
||
| function void sample(bit trap, int hart, int issue, string disass); | ||
| save_rvvi_data(trap, hart, issue, disass); | ||
| sample_extensions(hart, issue); | ||
| // super.sample_idv_metrics(); | ||
| if (csrs_changed(hart, issue)) begin | ||
| sample_csrs(hart, issue); // doing anything? | ||
| end | ||
| endfunction | ||
| endclass |
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
| Original file line number | Diff line number | Diff line change |
|---|---|---|
| @@ -1,100 +1,82 @@ | ||
| // | ||
| // Copyright (c) 2023 Imperas Software Ltd., www.imperas.com | ||
| // | ||
| // Copyright (c) 2023 Imperas Software Ltd., www.imperas.com | ||
| // Modified 3 Sept 2024 [email protected] | ||
| // support more EXTENSIONS | ||
| // change capitalization of sample function | ||
| // | ||
| // SPDX-License-Identifier: Apache-2.0 WITH SHL-2.0 | ||
| // | ||
| // Licensed under the Apache License, Version 2.0 (the "License"); | ||
| // you may not use this file except in compliance with the License. | ||
| // You may obtain a copy of the License at | ||
| // | ||
| // http://www.apache.org/licenses/LICENSE-2.0 | ||
| // | ||
| // Unless required by applicable law or agreed to in writing, software | ||
| // distributed under the License is distributed on an "AS IS" BASIS, | ||
| // WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, | ||
| // either express or implied. | ||
| // | ||
| // See the License for the specific language governing permissions and | ||
| // limitations under the License. | ||
| // | ||
| // | ||
|
|
||
|
|
||
|
|
||
|
|
||
|
|
||
| // Modified Febraury 2024, [email protected] | ||
| // | ||
| // SPDX-License-Identifier: Apache-2.0 WITH SHL-2.0 | ||
| // | ||
| // Licensed under the Apache License, Version 2.0 (the "License"); | ||
| // you may not use this file except in compliance with the License. | ||
| // You may obtain a copy of the License at | ||
| // | ||
| // http://www.apache.org/licenses/LICENSE-2.0 | ||
| // | ||
| // Unless required by applicable law or agreed to in writing, software | ||
| // distributed under the License is distributed on an "AS IS" BASIS, | ||
| // WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, | ||
| // either express or implied. | ||
| // | ||
| // See the License for the specific language governing permissions and | ||
| // limitations under the License. | ||
| // | ||
| // | ||
|
|
||
| class RISCV_coverage | ||
| #( | ||
| parameter int ILEN = 32, // Instruction length in bits | ||
| parameter int XLEN = 32, // GPR length in bits | ||
| parameter int FLEN = 32, // FPR length in bits | ||
| parameter int VLEN = 256, // Vector register size in bits | ||
| parameter int NHART = 1, // Number of harts reported | ||
| parameter int RETIRE = 1 // Number of instructions that can retire during valid event | ||
| parameter int ILEN = 32, // Instruction length in bits | ||
| parameter int XLEN = 32, // GPR length in bits | ||
| parameter int FLEN = 32, // FPR length in bits | ||
| parameter int VLEN = 256, // Vector register size in bits | ||
| parameter int NHART = 1, // Number of harts reported | ||
| parameter int RETIRE = 1 // Number of instructions that can retire during valid event | ||
| ); | ||
|
|
||
| `include "coverage/RISCV_coverage_rvvi.svh" | ||
| `include "coverage/RISCV_coverage_csr.svh" | ||
| `include "coverage/RISCV_coverage_exceptions.svh" | ||
| `include "coverage/RISCV_coverage_hazards.svh" | ||
|
|
||
| // Load which extensions are supported in this configuration (from $WALLY/config/<config>/coverage.svh) | ||
| `include "coverage.svh" | ||
|
|
||
| virtual rvviTrace #(ILEN, XLEN, FLEN, VLEN, NHART, RETIRE) rvvi; | ||
|
|
||
|
|
||
| function new(virtual rvviTrace #(ILEN, XLEN, FLEN, VLEN, NHART, RETIRE) rvvi); | ||
|
|
||
| this.rvvi = rvvi; | ||
| `cover_info("// cvw_arch_verif "); | ||
| `cover_info("// adapted from riscvISACOV Version 20231026.0"); | ||
| `cover_info("// SPDX-License-Identifier: Apache-2.0 WITH SHL-2.0"); | ||
| `cover_info("// Configuration:"); | ||
|
|
||
| `ifdef COVER_BASE_RV32I | ||
| `cover_info("// BASE: RV32I"); | ||
| `endif | ||
| `ifdef COVER_BASE_RV32E | ||
| `cover_info("// BASE: RV32E"); | ||
| `endif | ||
| `ifdef COVER_BASE_RV64I | ||
| `cover_info("// BASE: RV64I"); | ||
| `endif | ||
| `ifdef COVER_BASE_RV64E | ||
| `cover_info("// BASE: RV64E"); | ||
| `endif | ||
|
|
||
| `cover_info("// EXTENSIONS:"); | ||
| `include "RISCV_coverage_base_init.svh" | ||
|
|
||
| endfunction | ||
|
|
||
| function string get_inst_name(bit trap, int hart, int issue, string disass); // break and move this first bit out | ||
| string insbin, ins_str, ops; | ||
| int num = $sscanf (disass, "%s %s %s", insbin, ins_str, ops); | ||
| return ins_str; | ||
| endfunction | ||
|
|
||
|
|
||
| function void sample_extensions(int hart, int issue); | ||
|
|
||
| // Additional functions for coverage collection | ||
| `include "coverage/RISCV_coverage_rvvi.svh" | ||
| `include "coverage/RISCV_coverage_csr.svh" | ||
| `include "coverage/RISCV_coverage_exceptions.svh" | ||
| `include "coverage/RISCV_coverage_hazards.svh" | ||
|
|
||
| // Load which extensions are supported in this configuration (from $WALLY/config/<config>/coverage.svh) | ||
| `include "coverage.svh" | ||
|
|
||
| virtual rvviTrace #(ILEN, XLEN, FLEN, VLEN, NHART, RETIRE) rvvi; | ||
|
|
||
| function new(virtual rvviTrace #(ILEN, XLEN, FLEN, VLEN, NHART, RETIRE) rvvi); | ||
| this.rvvi = rvvi; | ||
|
|
||
| // Print header information | ||
| `cover_info("\n// cvw_arch_verif "); | ||
| `cover_info("// adapted from riscvISACOV Version 20231026.0"); | ||
| `cover_info("// SPDX-License-Identifier: Apache-2.0 WITH SHL-2.0\n//"); | ||
| `cover_info("// Configuration:"); | ||
| `ifdef XLEN32 | ||
| `cover_info("// XLEN: 32"); | ||
| `endif | ||
| `ifdef XLEN64 | ||
| `cover_info("// XLEN: 64"); | ||
| `endif | ||
| `cover_info("// EXTENSIONS:"); | ||
| `include "RISCV_coverage_base_init.svh" | ||
| endfunction | ||
|
|
||
| // Returns just the instruction name from the disassembly | ||
| function string get_inst_name(bit trap, int hart, int issue, string disass); | ||
| string insbin, ins_str, ops; | ||
| int num = $sscanf (disass, "%s %s %s", insbin, ins_str, ops); | ||
| return ins_str; | ||
| endfunction | ||
|
|
||
| // Runs all of the sample functions created per extension from templates | ||
| function void sample_extensions(int hart, int issue); | ||
| `include "RISCV_coverage_base_sample.svh" | ||
| endfunction | ||
|
|
||
| endfunction | ||
|
|
||
| function void sample_csrs(int hart, int issue); | ||
| endfunction | ||
|
|
||
| function void sample_idv_metrics(); | ||
| endfunction | ||
| // Currently not doing anything | ||
| function void sample_csrs(int hart, int issue); | ||
| endfunction | ||
|
|
||
| // function void sample_idv_metrics(); | ||
| // endfunction | ||
| endclass | ||
|
|
||
|
|
||
|
|
||
|
|
Oops, something went wrong.