Skip to content

Issues: verilator/verilator

FAQ: How to register for announcements
#4298 opened Jun 17, 2023 by wsnyder
Open
Support full UVM -cc code generation
#1538 opened Oct 6, 2019 by veripoolbot
Open 48
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

329 Open 3,359 Closed
329 Open 3,359 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Support inline randomization area: randomization Issue involves randomization/constraints status: asked reporter Bug is waiting for reporter to answer a question
#5844 opened Mar 9, 2025 by WajahatRiaz
1
Fix package reference not found type_id area: elaboration Issue involves elaboration phase status: ready Issue is ready for someone to fix; then goes to 'status: assigned'
#5833 opened Mar 7, 2025 by wsnyder
Support getting range from unpacked array handles area: vpi/dpi/api Issue involves VPI, DPI, or verilated.h interface API status: ready Issue is ready for someone to fix; then goes to 'status: assigned'
#5832 opened Mar 6, 2025 by ktbarrett
1
Support bit queue streaming status: ready Issue is ready for someone to fix; then goes to 'status: assigned' type: feature-IEEE Request to add new feature, described in IEEE 1800
#5830 opened Mar 6, 2025 by wsnyder
Partial variable assignment leads to incorrect ordering/lack of circular logic detection area: scheduling Issue involves scheduling/ordering of events status: ready Issue is ready for someone to fix; then goes to 'status: assigned'
#5829 opened Mar 5, 2025 by gezalore
Support multiple simultaneous trace formats area: tracing Issue involves tracing status: ready Issue is ready for someone to fix; then goes to 'status: assigned'
#5813 opened Feb 28, 2025 by wsnyder
3
Support constraint random for StructArray area: randomization Issue involves randomization/constraints status: assigned Issue is assigned to someone to work on
#5805 opened Feb 26, 2025 by YilouWang
@YilouWang
error: one or more PCH files were found, but they were invalid status: asked reporter Bug is waiting for reporter to answer a question
#5792 opened Feb 20, 2025 by zzhwarrior
1
--threads 4 causes slowdown on some VeeR designs area: performance Issue involves performance issues status: ready Issue is ready for someone to fix; then goes to 'status: assigned'
#5776 opened Feb 12, 2025 by gezalore
1
Managing large intermediate files status: discussion Issue is waiting for discussions to resolve
#5764 opened Feb 4, 2025 by alexforencich
35
Add lint check for write assignment in two synchronous blocks area: lint Issue involves SystemVerilog lint checking status: ready Issue is ready for someone to fix; then goes to 'status: assigned'
#5760 opened Feb 3, 2025 by navinreddy23
2
No VPI access to interface members when using --public-depth instead of --public-flat-rw area: vpi/dpi/api Issue involves VPI, DPI, or verilated.h interface API status: ready Issue is ready for someone to fix; then goes to 'status: assigned'
#5758 opened Jan 28, 2025 by paul-demo
11
Fix test driver to stop on interrupts area: tests Issue involves the testing system help wanted Extra attention is needed status: ready Issue is ready for someone to fix; then goes to 'status: assigned'
#5752 opened Jan 25, 2025 by wsnyder
Fix Type Change of nodep->bitp() in Constraints with String-Indexed Assoc-Arr area: randomization Issue involves randomization/constraints status: assigned Issue is assigned to someone to work on
#5727 opened Jan 10, 2025 by YilouWang
1
@YilouWang
Support $dumpvars(1, some.hier.path) area: tracing Issue involves tracing status: ready Issue is ready for someone to fix; then goes to 'status: assigned' type: feature-IEEE Request to add new feature, described in IEEE 1800
#5726 opened Jan 10, 2025 by pbreuer
26
Passing a string in a parameter with an implicit type area: elaboration Issue involves elaboration phase status: ready Issue is ready for someone to fix; then goes to 'status: assigned'
#5704 opened Dec 24, 2024 by punzik
1
Hard-coded PCH filenames with .gch instead of $(CFG_GCH_IF_CLANG) status: asked reporter Bug is waiting for reporter to answer a question
#5698 opened Dec 19, 2024 by awmoore-intel
1
8
String assignment requiring cast is not caught by the type checker area: lint Issue involves SystemVerilog lint checking status: ready Issue is ready for someone to fix; then goes to 'status: assigned'
#5681 opened Dec 17, 2024 by gezalore
2
Add lint check when a variable used in DUT is defined as an output in a clocking block area: lint Issue involves SystemVerilog lint checking status: ready Issue is ready for someone to fix; then goes to 'status: assigned'
#5675 opened Dec 13, 2024 by katsui97
Add type checking for $countones area: lint Issue involves SystemVerilog lint checking status: ready Issue is ready for someone to fix; then goes to 'status: assigned'
#5674 opened Dec 12, 2024 by hankhsu1996
1
Add assignment type checking for arrays area: lint Issue involves SystemVerilog lint checking status: ready Issue is ready for someone to fix; then goes to 'status: assigned'
#5666 opened Dec 9, 2024 by b-chmiel
Add binary expression type checking for arrays area: lint Issue involves SystemVerilog lint checking status: ready Issue is ready for someone to fix; then goes to 'status: assigned'
#5664 opened Dec 6, 2024 by b-chmiel
1
Support scoped pattern array init status: ready Issue is ready for someone to fix; then goes to 'status: assigned'
#5653 opened Dec 2, 2024 by toddstrader
Internal error when assigning a hierarchical reference of an interface to a wire area: lint Issue involves SystemVerilog lint checking status: ready Issue is ready for someone to fix; then goes to 'status: assigned'
#5649 opened Nov 30, 2024 by sterin
1
Support solve..before constraints area: randomization Issue involves randomization/constraints status: assigned Issue is assigned to someone to work on
#5647 opened Nov 29, 2024 by RRozak
@RRozak
9
ProTip! Type g p on any issue or pull request to go back to the pull request listing page.