Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Fixes for Xilinx Zynq #499

Draft
wants to merge 5 commits into
base: master
Choose a base branch
from
Draft

Commits on Nov 1, 2024

  1. Fixes to support wolfBoot native make and gcc-arm cross compiler for …

    …Xilinx UltraScale+ MPSoC. ZD 18159
    
    Adjust wolfBoot linker script to not use 0 base
    Add documentation about exception level.
    Fixes for QSPI bare-metal driver for multi-sector and read return code.
    Fixed issue with Xilinx XMSS IMAGE_HEADER_SIZE in documentation. It should be 5000 bytes.
    Added support for SHA3 with ARMASM.
    dgarske committed Nov 1, 2024
    Configuration menu
    Copy the full SHA
    248a598 View commit details
    Browse the repository at this point in the history

Commits on Nov 6, 2024

  1. Configuration menu
    Copy the full SHA
    5e9a28f View commit details
    Browse the repository at this point in the history
  2. Configuration menu
    Copy the full SHA
    763f939 View commit details
    Browse the repository at this point in the history

Commits on Nov 8, 2024

  1. Configuration menu
    Copy the full SHA
    4a3beba View commit details
    Browse the repository at this point in the history
  2. Configuration menu
    Copy the full SHA
    454dc1a View commit details
    Browse the repository at this point in the history